adding registers image

This commit is contained in:
Amanda Rousseau
2017-03-13 22:44:53 -07:00
parent 9767ff2f69
commit 8b0fe1c418
2 changed files with 15 additions and 12 deletions

View File

@@ -21,23 +21,23 @@ The x86 architecture is **little-endian**, meaning that multi-byte values are wr
#### Stored as Little Endian #### Stored as Little Endian
| A3 | A2 | A1 | A0 | | A3 | A2 | A1 | A0 |
### Opcodes and Instructions ### ## Opcodes and Instructions ###
Each Instruction represents opcodes (hex code) that tell the machine what to do next. Each Instruction represents opcodes (hex code) that tell the machine what to do next.
Three categories of instructions: Three categories of instructions:
* data movement * Data Movement
* arithmetic/logic * Arithmetic / Logic
* control-flow. * Control-Flow
Common Instructions Common Instructions
* mov, lea (data movement) * **mov, lea** (data movement)
* add, sub (arithmetic) * **add, sub** (arithmetic)
* or, and, xor (Logic) * **or, and, xor** (Logic)
* shr, shl (Logic) * **shr, shl** (Logic)
* ror, rol (Logic) * **ror, rol** (Logic)
* jmp, jne, jnz, jnb (Control Flow) * **jmp, jne, jnz, jnb** (Control Flow)
* push, pop, call, leave, enter, ret (Control Flow) * **push, pop, call, leave, enter, ret** (Control Flow)
Use the search page below or open the [Search Instructions](https://securedorg.github.io/x86.html) page to search for functions discussed above Use the search page below or open the [Search Instructions](https://securedorg.github.io/x86.html) page to search for functions discussed above
@@ -45,7 +45,10 @@ Use the search page below or open the [Search Instructions](https://securedorg.g
--- ---
### Registers ### ## Registers ###
The image below is what registers will look like in a debugger.
![alt text](https://securedorg.github.io/images/Registers.png "Registers")
#### General-Purpose Registers [[1]][1] #### General-Purpose Registers [[1]][1]

BIN
images/Registers.png Normal file

Binary file not shown.

After

Width:  |  Height:  |  Size: 134 KiB